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Abstract. In current process technologies, NBTI (negative
bias temperature instability) has the most severe aging effect
on static random access memory (SRAM) cells. This degra-
dation effect causes loss of stability. In this paper counter-
measures against this hazard are presented and quantiﬁed via
simulations in 90nm process technologies by the established
metrics SNMread, SNMhold, Iread and Write Level. With re-
gard to simulation results and practicability best candidates
are chosen and, dependent on individual preferences at mem-
ory cell design, the best countermeasure in each case is rec-
ommended.
1 Motivation
The ongoing miniaturization in modern CMOS technologies
leads to a more and more challenging SRAM design: dur-
ing read operation the cell must not ﬂip to prevent data loss.
During write operation the memory cell must ﬂip to write
new data in the cell. Thus there is only a certain area, where
both a reliable read and write operation is possible. On top
of variations, degradations are making this area smaller.
To illustrate the effect of variations and degradations on
SRAM cells, a Monte Carlo analysis was performed (Fig. 1).
In this analysis 105 SNMread simulations (Seevinck et al.,
1987) are performed for 0.4V< VDD < 1.2V: the transis-
tors are exposed to variations (based on measured σ val-
ues), then −50mV NBTI degradation is added to one pullup
transistor. This represents a realistic worst case, as the ex-
pected end-of-life shift after 10 years at 1.32V and 125 ◦C
is −31mV. Counting the number of not functional SRAM
cells (SNMread <0) the yield (fraction of functional memory
cells) is determined. For the 256Bit SRAM array it is as-
sumed that the failure of one cell leads to the failure of the
whole array. When the cells are only inﬂuenced by varia-
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tions, the yield of the 256Bit SRAM array decreases rapidly
below VD,min = 0.75V. To design functional SRAM arrays
despite variations, different assist techniques have been de-
veloped. In contrast to variations, degradations occur with
increasing magnitude during operating time. The VDD,min
value, where the yield of the 256Bit array starts to decrease,
rises from 0.75V to VD,min = 0.8V when the SRAM array
is exposed to variations plus −50mV NBTI degradation.
So VD,min is increased by approx. 1Vth. VD,min would rise
more if additional other degradations and/or a higher NBTI
degradation were taken into account. As a result, counter-
measures against NBTI are necessary to guarantee long-time
operational SRAM cells. One ﬁrst countermeasure is e.g.
the Guard Band (Sect. 3.4), where VDD is limited to a value
above VD,min to assure that the cell is not operated with a
VDD with a high failure probability after degradation.
After describing the consequences of the NBTI degrada-
tion on the SRAM cell in Sect. 2, countermeasures against
NBTI degradation are presented (Sect. 3) and the best can-
didates in terms of simulation results and practicability are
chosen and compared to each other (Sect. 4). Depending on
the individual preferences at memory cell design, the best
countermeasure in each case is recommended.
2 Consequences of NBTI degradation on 6T-SRAM
memory cells
BTI (bias temperature instability) degradation distinguishes
between PBTI (positive BTI) and NBTI (negative BTI)
degradation. NBTI affects pMOS transistors with nega-
tiv potential on the gate referred to the potential on source
and drain (Fig. 2). NBTI weakens pMOS transistor: Posi-
tive charges arise in the gate oxide and the absolute thresh-
old voltage | Vth | rises. It is harder to turn the transistor
on. NBTI can be modeled with a rise of | Vth | by 1Vth.
PBTI inﬂuences nMOS transistors with high-k gate oxide,
thus in process technologies under 65nm. So NBTI has the
mostdamagingeffectforcurrenttechnologies(Drapatzetal.,
2009a).
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Fig. 1. Yield considering that the SRAM memory cell is exposed
to variations and variations plus NBTI degradation of −50mV, re-
spectively for a single cell and a 256Bit SRAM array. (based on
105 simulations). NBTI degradation increases VD,min (lowest volt-
age before the yield decreases rapidly) by approx. 50mV.
Fig. 2. Left: NBTI stress condition for single pMOS transistor;
right: inﬂuence of NBTI: higher absolute threshold voltage. The
degraded transistor is weaker.
BymeansoftheNBTI-CalculatorFormula, adaptedtosin-
gle transistor degradation measurements, the actual existing
1Vth can be determined with a model based on Yan et al.
(2009), Huard et al. (2010) with appropiate parameters for
the used process technology.
|1Vth |=A·tn·V
V0
DD·exp(−
Ea
kT
) (1)
1Vth rises exponentially with increasing T, exponentially
with increasing VDD and with a logarithmic dependence on
stress time t. For the used 90nm pMOS transistor model
the 1Vth for the nominal point (VDD = VWL = VBL(B) =
VDD,core =1.2V and T =25 ◦C) is 1Vth ≈−4mV after ﬁve
years and 1Vth ≈ −5mV after ten years. For the realisic
worst case point (VDD =VWL =VBL(B) =VDD,core =1.2V+
10% = 1.32V and T = 125 ◦C) 1Vth ≈ −26mV after ﬁve
years and 1Vth ≈−31mV after ten years. 1Vth will increase
for future process technologies. 1Vth =−100mV is chosen
asaworstcasevalueforthistechnologyandtheSPICEsimu-
lations are performed for 1Vth between −100mV and 0mV.
Fig. 3. NBTI stress condition in hold and read operation (the cell is
in the “0" state (S: “0", SB: “1")) is only fulﬁlled for pMOS P2. In
write operation the position of “1" and “0" switch, so P1 fullﬁlls the
stress condition.
Table 1. Metrics in the nominal point (VDD = 1.2V, T = 25◦C)
for the non-degraded and the degraded cell (worst case: 1Vth =
−100mV): The most impact is on read stability.
non-degraded cell degraded cell
1Vth =0mV 1Vth =−100mV
SNMread 0.117V −0.016V (−13.7%)
SNMhold 0.388V −0.026V (−6.7%)
Iread 6.598×10−5 A −7×10−9 A (−0.01%)
Write Level 0.656V +0.039V (+5.9%)
In this paper the established metrics SNMread, SNMhold, Iread
and Write Level are used: SNM describes how much addi-
tional noise voltage is necessary to ﬂip the cell. Iread is a
measure for the speed of the read operation. Write Level de-
scribes the voltage necessary to ﬂip the cell (Seevinck et al.,
1987; Drapatz et al., 2009b).
In the hold and read operation, the SRAM cell is assumed
to be in the “0" state (S: “0", SB: “1") (Fig. 3). So the NBTI
stress condition is fulﬁlled for the pMOS transistor P2. In
the write operation the positions of “1" and “0" switch and
the stress condition is fulﬁlled for P1 after that.
Table 1 shows the metric values in the nominal point. The
inﬂuence of NBTI on the writability (Write Level increases)
and the read speed (decrease of Iread is small) is unproblem-
atic. So the presented simulation results concentrate on the
reduction of the stability.
3 NBTI countermeasures
3.1 Limited temperature
A decreasing temperature leads to improvement of the hold
and read stability (0 ◦C, without considering 1Vth: +1.8%,
respectively+6.8%)andtolower1Vth. ForT =−100 ◦Cthe
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Fig. 4. Read stability over temperature considering both the sim-
ulation results at a constant 1Vth and the potential rise of 1Vth
with VDD (NBTI Calculator Formula, worst-case point). The lower
the temperature, the higher the stability. So no optimal temperature
limit can be determined.
Table 2. Metrics for various temperatures for the nominal point
(VDD =1.2V, 1 year). Percent values in comparison to the stability
at 0◦C (SNMread,0◦C=0.125V, SNMhold,0◦C =0.394V). The most
impact is on the read stability.
50◦C 100◦ 125◦C
SNMread 0.109V 0.097V 0.091V
(−13%) (−23%) (−27%)
SNMhold 0.381V 0.369V 0.363V
(−3%) (−7%) (−8%)
degradation formula would yield 1Vth '0mV, so the pMOS
transistors would not be degraded by NBTI. This is however
far away from the operating conditions, where the measure-
ments for ﬁtting of the formula were performed, and an op-
erating temperature T =−100 ◦C is not practicable anyhow.
But in general it has to be considered that at higher tempera-
tures the cells are less stable. So one can limit the tempera-
ture, although this narrows down the SRAM operating range
(compare Table 2 and Fig. 4). Additionally, the NBTI degra-
dation is getting worse with higher temperature. This can be
seen in Fig. 4, when a second plot was added to the nominal
plot. It considers an NBTI-related 1Vth (worst case, calcu-
lated for 10 years at 1.32V) that occurs due to the increased
temperature. For this voltage and time the decrease in sta-
bility by raised T is so large that the NBTI degradation, also
increased with T, does not affect the result much. It is not
possible to determine an optimal temperature limit (Fig. 4):
The lower T, the higher is the stability. So one must choose
a suitable temperature limit for each particular case (e.g. Ta-
ble 2, values given for the nominal point).
Fig. 5. Read stability over core voltage considering both the simula-
tion results at a constant 1Vth (=0mV) and the exponentially rise
of 1Vth with VDD (NBTI Calculator Formula, worst-case point).
The higher the core voltage, the higher the stability. So no optimal
core voltage can be determined.
Table 3. Metrics for various core voltages for the nominal point
(25◦C, 1 year). Percent values in comparison to VDD,core =1.2V.
The most improvement is on read stability.
1.3V 1.4V 1.5V
SNMread 0.15V 0.18V 0.21V
(+25%) (+50%) (+75%)
SNMhold 0.41 V (+5%) 0.42 (+8%) 0.44 (+13%)
3.2 Core boosting
The stability is improving with increasing core voltage
VDD,core: For e.g. 1.5V instead of 1.2V core voltage, the
read stability can be improved by 75% (compare Table 3 and
Fig. 5). On the other hand, it is important to note that the
NBTIdegradationisgettingworsewithhigherVDD,core. This
isshowninFig.5, whereagainasecondplotwasaddedtothe
nominal plot. It considers an NBTI-related 1Vth (worst case,
calculated for 10 years at T =125 ◦C) that occurs due to the
increased VDD,core. For this temperature and time the in-
creased stability by raised VDD,core is so large that the also in-
creased NBTI degradation does not affect the result much. It
is not possible to determine an optimal VDD,core (Fig. 5): The
higher VDD,core, the higher the stability. But higher VDD,core
is also associated with higher power dissipation and greater
leakage current. So one must choose a suitable VDD,core for
each particular case (e.g. from Table 3, values given for the
nominal point).
To implement the Core Boosting, an additional voltage is
necessary to supply the SRAM memory cell.
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Fig. 6. Read stability over VDD considering both the simulation
results at a constant 1Vth and the potential rise of 1Vth with VDD
(NBTI Calculator Formula). The larger VDD, the smaller the read
stability. So no optimal VDD can be determined.
3.3 Burn-In
Circuits that fail after short operating time are typically af-
fected and weakened by variations. To prevent failures of
those circuits in the ﬁeld, Burn-In is typically used to make
those circuits fail before they go to the customer. This is
achieved through applying higher supply voltage and tem-
perature for a deﬁned period. Burn-In can be adopted as a
NBTI countermeasure in the sense of pre-aging: If a spe-
ciﬁc 1Vth can be achieved directly after production, 1Vth
increases only a little bit over the operating time, because
1Vth rises with a logarithmic dependence over time. 1Vth is
approx. 5mV after operating the cell 10 years at VDD =1.2V
and T =25 ◦C. To achieve 1Vth ≈−5mV during assembly,
a Burn-In step at e.g. 2V and 175 ◦C for 5s would be nec-
essary. The SRAM cell is centered without the Burn-In, i.e.
in matters of stability and writability the cell has the best
possible performance. After the Burn-In, the cell is not cen-
tered anymore. To achieve both, best possible performance
and the use of Burn-In, the cell has to be adapted. For the
example above, the width of the pMOS transistors need to
be increased from 120nm to 125nm (required area rises by
approx. 1%). Now the enhanced SRAM cell has the same
performance at 1Vth ≈−5mV (because of Burn-In) as the
non-enhanced cell at 1Vth = 0mV. The exact Burn-In and
Enhancement parameters must be chosen for each particual
case in subject to the desired accuracy.
3.4 Guard band
Below VD,min there is a drastic yield drop, i.e. safe opera-
tion is not possible (Fig. 1). So the minimal VDD is lim-
ited to a value above VD,min. VD,min depends on the exist-
ing degradation and variation and on the size of the SRAM
array. As a result the limitation of VDD narrows down the
operating range. This is detrimental, especially for the hold
operation, because there VDD is typically lowered to reduce
Table 4. Metrics for various wordline voltages for the nominal
point (T = 25◦C). Percent values in comparison to VWL = 1.2V.
The read stability is improved, but read speed and writability de-
crease.
0.7V 0.9V 1V
SNMread 0.286 V 0.218 V 0.184 V
(+144%) (+86%) (+57%)
Iread 2.4×10−5 A 4.1×10−5 A 4.97×10−5 A
(−64%) (−38%) (−25%)
Write Level 0.148V 0.35V 0.447V
(−77%) (−47%) (−32%)
leakage current and power consumption. Nevertheless, the
Guard Band is the up-to-date countermeasure in industry for
all kinds of degradation, because it is easy to implement. An
optimal VDD limit must maximize the operating range and
ensure good performance. To measure the performance the
results of the SNM Formula (Seevinck et al., 1987) at con-
stant 1Vth and the exponentially rise of 1Vth with VDD were
taken into account (Fig. 6): The greater VDD, the smaller the
read stability, where the slope increases below VDD =1.2V.
When VDD is lowered from 1.2V to 1V, the read stability
improves by approx. 11%), but read speed, hold stability and
writabilityweaken. InsummaryanoptimalVDD bordermust
be determined for each particular case.
3.5 WL Boosting
WL “Boosting" actually means a lower WL voltage to im-
prove read stability. For e.g. VWL = 0.7V instead of 1.2V
the read stability can be improved by 144% (the hold sta-
bility remains unchanged). On the other hand, read speed
and writability worsen by 64% and 77%. (Table 4). It is
not possible to determine an optimal VWL, because there is
an approx. linear relation between each metric and VWL. So
one must choose a suitable VWL for each particular case (e.g.
from Table 4, values given for the nominal point). It is also
possible to implement different WL voltages during read and
write, but at the cost of increased complexity of the periph-
eral circuits. In any case, an additional voltage is necessary
to supply the WL driver circuits.
3.6 Symmetric degradation
The NBTI stress condition is fulﬁlled only for the pMOS of
the “1" side of the cell. Long hold of this “1" lets the cell
become assymmetric: P2 is degraded, while P1 is new. The
intension of the symmetric degradation is to avoid this asym-
metry by forcing a symmetric degradation of the cell. For
this, the save state is re-programmed after a certain time to
ensure that both pMOSFETs experience the same 1Vth. This
countermeasure is not expedient, because due to the loga-
rithmic dependence on stress time the difference between
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symmetric and asymmetric cells is small. But considering
a NBTI degradation with recovery characteristic (Drapatz et
al., 2010), that is not considered in this paper, this counter-
measure potentially may lead to a higher improvement.
3.7 Lower precharge level
In read operation the node of the “0" side rises. As a con-
sequence, it is easier to ﬂip the cell. As a countermeasure
one can lower the precharge level of the “0" side bitline. But
in practice it is not possible to just lower the precharge level
of the “0" side, because the position of “0" is unknown be-
fore the read operation. The only possible implementation
is the lowering of the overall precharge level. However, a
lower precharge level of the “1" side leads to an easier ﬂip-
ping of the SRAM cell during read. If the overall precharge
level is lowered, the weakening of the “1" side node voltage
is greater than the improvement of the “0" side node volt-
age: At 1Vth =−100mV and VBL,precharge =0.7V the node
voltage of the “0" side increases from 0V to 0.202V and
at VBL,precharge = 1.2V the voltage increases by additional
0.004V to 0.206V. At 1Vth =−100mV and VBL,precharge =
0.7V the node voltage of the “1" side decreases from 1.2V to
1.02V, whereas at VBL,precharge =1.2V the voltage decrease
is only 1.198V, i.e. 0.178V less than at VBL,precharge =0.7V.
The simulations of the read stability conﬁrm this result:
SNMread decreases by approx. 25% at VBL,precharge =0.7V.
The read stability is not improved, so lowering the precharge
level is not expedient.
3.8 Alternative SRAM design: 8T, 6T with 8T size ratio
In read operation the 6T-SRAM cell experiences a read sta-
bility problem, because the node of the “0" side sees strong
disturb: If the node voltage of the “0" side reaches Vth of the
pulldown transistor of the “1" side, the node voltage of the
“1" side is lowered. As a consequence the “0" of the “0" side
can be overwritten by a “1".
The 8T-SRAM cell (Fig. 7) ensures a read-disturb-free op-
eration, because this read stability problem does not exist.
Data output and data retention are separated from each other
via separate read and write signal lines. So the 8T cell is as
stable in the read operation as the 6T cell in the hold opera-
tion. The required area for the 8T-SRAM cell is approx. 30%
biggerthantheareaforthe6Tdesigndueto2additionaltran-
sistors (Zhang, unpublished data; Bauer, 2009). During write
operation, the8T-SRAMarrayisdisturbedbyaparasiticread
operation. The voltages of the wordline and bitlines of the 6
core transistors of the 8T cell for the half-selected columns in
write operation are identical to the voltages of the 6T cell in
read operation (Fig. 7). As a result the half-selected columns
experience the same loss of stability in the write operation as
the 6T cell in read operation. To prevent this loss of stabil-
ity and the potential data loss, an array architecture without a
bitline multiplexer is needed, where all cells connected to the
Fig. 7. 8T-SRAM memory cell write operation for the selected (left)
and the half-selected (right) column. The half-selected column ex-
periences the same loss of stability as the 6T cell in read operation,
due to a parasitic read operation.
same wordline are written at the same time. This mux-free
array architecture leads to further increase of the required
area (Bauer, 2009).
Another countermeasure is an enhanced 6T-SRAM cell.
If e.g. a 6T cell with the same area requirements as the 8T
cell is chosen, the read and hold stability increase by approx.
15% and 3%. The increase of the stability is smaller for the
enhanced 6T cell than for the 8T cell. So in comparison to
the 8T-SRAM design the enhanced 6T cell is not expedient.
3.9 Body biasing
The absolute threshold voltage | Vth | rises, because of the
NBTI degradation. With decreasing bulk-substrate voltage
VBS < 0 the pMOS threshold voltage Vth decreases (von
Arnim et al., 2005). So with VBS <0 the rise of |Vth | can be
reversed: For VBS =0.7V and 1Vth =−50mV the SRAM
memory cell has the same metric values as for VBS =1.2V
and 1Vth = 0mV. For greater 1Vth the stability and read
speed is increased and the writability is decreased. The
choice of a particular body biasing voltage must be ﬁtted to
the occuring 1Vth. Besides it is possible to rise VBS only
in read and/or hold operation. Although this leads to a var-
rying VBS. So the great capacitance of the n-well must be
transhipped depending on the operating state.
4 The best NBTI countermeasures
With regard to our simulation results and practicability, Core
and WL Boosting, Burn-In, 8T-SRAM design and Guard
Band are chosen as the best NBTI countermeasures. They
are compiled in Table 5 and compared to each other in the
following. The 8T-SRAM design is the most useful NBTI
countermeasure: The stability problem of the 6T-SRAM cell
doesnotoccuranymore, but2additionaltransistors(required
area is approx. 30% greater) are needed. The Burn-In en-
sures that 1Vth only rises a little during operating time by
an additional assembly step at higher T and VDD. So the
stability is approximately constant and the SRAM memory
cell stays functional over operating time. The required area
rises by approx. 1%, because the pMOS transistors must be
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Table 5. Summary of the best NBTI countermeasures, numerical results for a 90nm technology.
Countermeasure Result Positive aspects Negative aspects
Core Boosting SNMread=0.21V (+75%) increase of stability, decrease of writability,
(VDD,core =1.5V, SNMhold=0.43V (+13%) easy to implement additional voltage to supply cell,
nominal point) Iread =6.99×10−5 A (+6%) greater VDD,core
Write Level =0.55V (+17%) ⇒ increase of power
determine optimal VDD,core consumption/leakage current
for each particular case,
WL Boosting SNMread=0.29V (+144%) increase of read stability, decrease of writability,
(VWL =0.7V, SNMhold unchanged easy to implement, decrease of read speed,
nominal point) Iread =2.4×10−5 A (−64%) decrease of VWL additional voltage to supply cell
Write Level =0.15V (−77%) ⇒ decrease of power
determine optimal VWL consumption/ leakage current
for each particular case,
Burn-In pMOS widened by 5nm Over operating time: enhance of the cell
⇒ size ratio rises by approx. 1%, 1Vth decreases only little ⇒ size ratio rises
choose Burn-In for each particular case ⇒ stability remains more by approx. 1%,
e.g. for operation by VDD =1.2V or less constant additional manufacturing step
T =25◦C: 5s at 2V and 175◦C
Guard Band determine optimal VDD easy to implement greater VDD
for each particular case (just border VDD), ⇒ increase of power,
e.g. 1Vth =−50mV, up-to-date countermeasure consumption/leakage current,
256Bit SRAM array: VD,min ≈0.8V narrows down operating range
8T SRAM Design size ratio rises by approx. 30%, separate read- & write signal lines mux-free array architecture,
compared to 6T, ⇒Separation of data increase of size-ratio
read-disturb-free operation output and -retention by approx. 30%
widened. For implementation of the Core and WL Boost-
ing an additional voltage (plus additional periphery and wire
connection) to supply the cell is necessary in each case. Both
countermeasures increase the read stability. The Core Boost-
ing also increases the hold stability. The WL Boosting dete-
riorates the writability and read speed, while the Core Boost-
ing leads to higher power consumption and greater leakage
current. An optimal VDD,core or VWL respectively, can not
be chosen because of the approximately linear dependence
of the metrics. So a suitable voltage must be chosen for each
particular case. It is not recommended to implement the Core
and the WL Boosting at the same time, because three volt-
ages to supply the array would be needed. The Guard Band is
the easiest countermeasure in terms of implementation: Only
the miminmal VDD must be guarded to be above VDD,min.
This narrows down the operating range of the SRAM and in-
creases power consumption and leakage current. A suitable
minimal VDD must be chosen for each particular case.
5 Summary and conclusions
In this paper countermeasures against NBTI degradation that
mostly impacts the stability of the cell were presented. With
regard to simulations results and practicability the best can-
didates were chosen and compared to each other. Because it
is not possible to deﬁne an optimal countermeasure, the best
countermeasure, depending on the individual preferences in
memory design, is recommended as follows:
1. Area is not the ﬁrst priority: 8T SRAM Design
2. Additional expenses during assembly is okay: Burn-In
3. Additional expenses for additional periphery and wire
connection is acceptable: WL or Core Boosting
4. No design-change of the cell is preferred: Guard Band
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